Software Synthesis and Verification

Allikas: Kursused
Redaktsioon seisuga 1. aprill 2015, kell 07:43 kasutajalt Vain (arutelu | kaastöö) (→‎Lecture notes)
Mine navigeerimisribale Mine otsikasti

Course code: ITI0130, ITI8530
Link: http://courses.cs.ttu.ee/pages/ITI0130

Lecturer: prof. Jüri Vain
Contact: juri.vain ätt ttu.ee, ICT-418

Previous courses: 2014


Time and place

Lectures: Wednesdays 14:00, ICT-A1
Labs: Wednesdays 16:00, ICT-401 - Evelin Halling (evelin.halling ätt ttu.ee)

News 2015


Lecture notes

  • Lecture 1: Introduction to formal methods
  • Lecture 2: Modelling state transition systems
  • Lecture 3: Temporal logic CTL*
  • Lecture 4: CTL model checking
  • Lecture 5: Timed automata and TCTL model checking
  • Test 1: Model checking
  • Lecture 7: Program specifications
  • Lecture 8: Proving partial correctness of programs
  • Lecture 9.1: Proof techniques (1): backwards proofs and annotations
  • Lecture 9.2: Proof techniques (2): Array- and FOR-rule

Labs

Exercises

  • Exercises 1: Model checking (explicit and symbolic state)

Resources