Erinevus lehekülje "Software Synthesis and Verification" redaktsioonide vahel

Allikas: Kursused
Mine navigeerimisribale Mine otsikasti
60. rida: 60. rida:
 
* [[Media:Exercises1.pdf|Exercises 1]]: Model checking (explicit and symbolic state)
 
* [[Media:Exercises1.pdf|Exercises 1]]: Model checking (explicit and symbolic state)
 
* [[Media:Exercises_2.pdf|Exercises 2]]: Partial correctness of WHILE-programs
 
* [[Media:Exercises_2.pdf|Exercises 2]]: Partial correctness of WHILE-programs
−
** [[Media:while_program_example_2015.pdf|Example 1]]: Partial correctness of WHILE-program
+
** [[Media:while_program_example_2015.pdf|Example 1]]: Partial correctness of WHILE-loop
−
** [[Media:DEDUCTIVE_VERIFICATION_Example_2.pdf|Example 2]]: Partial correctness of FOR-program
+
** [[Media:DEDUCTIVE_VERIFICATION_Example_2.pdf|Example 2]]: Partial correctness of FOR-loop
  
 
==Resources==
 
==Resources==

Redaktsioon: 1. aprill 2015, kell 15:39

Course code: ITI0130, ITI8530
Link: http://courses.cs.ttu.ee/pages/ITI0130

Lecturer: prof. Jüri Vain
Contact: juri.vain ätt ttu.ee, ICT-418

Previous courses: 2014


Time and place

Lectures: Wednesdays 14:00, ICT-A1
Labs: Wednesdays 16:00, ICT-401 - Evelin Halling (evelin.halling ätt ttu.ee)

News 2015


Lecture notes

  • Lecture 1: Introduction to formal methods
  • Lecture 2: Modelling state transition systems
  • Lecture 3: Temporal logic CTL*
  • Lecture 4: CTL model checking
  • Lecture 5: Timed automata and TCTL model checking
  • Test 1: Model checking
  • Lecture 7: Program specifications
  • Lecture 8: Proving partial correctness of programs
  • Lecture 9.1: Proof techniques (1): derived rules, backwards proof, annotations
  • Lecture 9.2: Proof techniques (2): Array- and FOR-rule
  • Lecture 10: Proving total correctness of programs
  • Test 2: Deductive verification of sequential programs

Labs

Exercises

Resources

Pärit leheküljelt "http://courses.cs.taltech.ee/w/index.php?title=Software_Synthesis_and_Verification&oldid=2313"